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ABSTRACT
This report describes the design and process technology developed to
yield high reliability, high current transistors. These 100-ampere PNP
transistors have epitaxially grown base and collector regions, diffused
emitter regions, and feature compression bonded encapsulation. Tran-
sistors with several different collector resistivities and base widths
were investigated to determine the relationship between high current
hl+' g ' VCC(sat) and VCgo(sus)' In order to improve the gaix and saturation
performance for a given sustaining voltage, methods of increasing bulls
lifetime were evaluated.
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1. INTIODUCTION
The development of a multiple epitaxial transistor was initiated Linder
a previous contract 0 NA98-5335 0 supported by the NASA Agtrionic
Laboratories ) Marshall Space Flight Center, Huntsville, Alabama. Under
that contract the multiple epitaxial design achieved the equivalent of
a 100% wafer yield by the successful development of a high speed NPN
power tran.,,, istor approximately one inch in diameter. in a subsequent
contract, NAS8-18125, the correlation between design parameters and
secondary breakdown was established. A family of fast switching NPN
power transistors incorporat:1 -g the multiple epitaxial approach was
introduced commercially by Westinghouse.
Continuing under NAS8-18125 0 a PNP transistor employing the multiple
epitaxial concept was developed to complement the fast switching NPN
devices. The salient characteristics of the PNP devices arei.
V090(sus)	 150 Volta
f 
T	
50 MHz
Total Switching	 I µs
I C(max)	 30 amperes
In addition, excellent secondary breakdown performance was demon-
strated.
The present study concerns the extension of the PNP multiple epitaxial
technology to the development of high current PNP transistors employing
a circular geometry approximately one inch in diameter to yield a 100-
ompere device.
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A. DINMAPMENTAL SHQU r,,NCL
Tor this study a circular geometry ,, 1" in diameter with 24" of emitter
edge length was used. This geometry is shown in Tigure 1, The initial
design objective specifications are shown in Table 1.	 'rho ambitious
objectives require obtaining the necessary 100-ampere 
hFE, 
and saturation
voltage, while retaining the 150-volt sustaining voltage. In general
F	 the available trade-offs are such that the physical parameter changes
'ghat increase VCgO(aus) also increase VC1(sat) and VBL(sat) and decrease
high curreni. gain. The experimental approach in this study was to first
determint't the parameters necessary to obtain 150-volt VCLO(sus) and tl nn
to improve the gain and saturation performance ) primarily by increasing
lifetime. Increasing the lifetime for boles in the base region improves
gain for a transistor by increasing the base transport factor. This
lifetime results in a longer diffusion lengthy L pb , where Lpb 
=11 Dpb rpb •
Dpb, the diffusion constant for holes in the base, is fixed for a given
resistivity. It is seen that increasing Tpb results in improved current
gain because the longer diffusion length means more holes reach the
collector of the transistor and fewer are lost by recombination with
electrons. Improved gain also results in lower saturation voltage. The
moot successful method of improving lifetime was found to be a P205
gettering operation after emitter diffusion. Process details are dis-
cussed in a later section.
B. MAJOR ACCOMPLISIM-NCS
The use of a multiple-epitaxial technique in fabricating large area
fast switching PNP silicon power transistors has been demonstrated. The
design and process showed a capability of producing transistors with
usable gain at collector currents of 100 amperes, sustaining voltages
greater than 200 volts, total switching time of less than 2 microseconds,
and ft 's of approximately 10 MHz. A monolithic, 100-ampere, 200-volt,
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Table 1
jr,SIGN ()zs^rl•,CTIVi;TRI€CIFIC,' Txc^M
150V
fir., = 15 @ x0 w 100,A.
3. VCfa(sat) = IV @ x 0 ^ 100A
4. VBI; (sat) ' 1..8V C 3 0 = 1.00.E
5. Determine switching speed and frequency response
5
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fast switching PNP transistor represents a significant advance ir+ the
state-of-the-art. The inherent advantage of the epi,taxial base tecInnique
over other fast switching transistor processes involving base diffusions
and superiority of the compression bonded encapsulation techniques are of
patsmount importance to thia development.
The electrical characteristics demonstrate the trade-offs available
between VCT,O(sus) p hg E and VCE(sat) • This knowledge permits fabrica Lon
of transistors tailored for specific circuit applications,
b
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2. WsTHRIAL PPXPAW%TI0N
A. WILKGROUND
The basic equipment and process technique for growth of epitaxial sili-
con as well as the method of evaluation have been described in detail.
previously (F nal Report on Contract No. ►TAS8-1 X125, DO 1-6--40-6827(1F),
July 1966 through. March 1967). However, the sequential operation and
parameters have been modified for the present PNP transistor,
B. EPITAXIAL PROCEDURE
The epitaxial procedure for the 30 and 100-ampere device; consists of
heating the substrates to 1200°C in a filtered dry hydrogen atmosphere.
Pure gaseous HC1 is introduced to etch the substrates prior to growth.
The reaction of HU and silicon is the reverse of the deposition reaction
and permits the removal of the environmental work damage caused by chemical
polishing.
4HC1 + Si -----> SiCl4 + 2H2
Sufficient silicon is removed to insure a lattice match for -the growth
operation.
The HC1 procedure is followed with a pure hydrogen treatment at 1200'C
to clean out the reaction area of any chlorides which could .act as
nucleation sites. A layer of P-type conductivity is deposited to the
required resistivity and thickness. The N -type layer is then deposited
in situ to the desired thickness and the resistivity is controlled with
phosphi.ne gas as the dopant. After the N deposition, the system is
purged with pure hydrogen to remove the dopant and halide traces. The
system is then cooled for the removal of the silicon wafers.
7
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C. MATERIAL REQUIREMENTS
Crystal specifications: P-type
Resistivity:	 .008-.01 ohm-cm
Radial resistivity gradient: 	 15% (max.)
Diameter:	 1.3" + .001"
Dislocation density:
	
0-200/cm2
Orientation.	 within 2	 of the (111)
Lifetime:
	
as high as possible
Lineage:
	
none
Other imperfections: 	 none
D.	 EPITAXIAL EV`MATION
The epitaxial layers are evaluated by conventional sectioning techniques
to measure the thickness of the epi P-type and N-type regions. 	 The wafers
are examined visually to detect any gross crystalline defects. 	 Spreading
resistance measurements are made on a sample basis primarily to determine
the resistivity of the P- epitaxial region, since conventional staining
techniques do not readily provide this information.	 Figure	 2 is a typi-
cal spreading resistance plot made on an epitaxial run. 	 The plot is
shown as it is recorded. A correction should be made for points recorded
near a junction.. 	 This correction is made with the use of a computer
program and is such that the N-type base region is of a more uniform
resistivity than the raw data indicate.
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13. FABRICATION PROCESSES
A. PROCESS FLOW
Figure 3 is a flow chart showing schematically the process sequence.
Prior to all diffusion operations, the silicon wafers are subjected to
a thorough pre-diffusion cleaning. This consisto of soaking the wafers
alternately in hot sulfuric acid, hot nitric acid and hot filtered
deionized water. Immediately prior to the actual diffusion operation,
the wafers are blown dry with filtered nitrogen and placed on the quartz
diffusion boat. This is done in a dust-free atmosphere. All dif£us.-,n
operations are performed with the wafers lying horizontally on the dif-
fusion boat. Placing the wafers vertically increases capacity, but it
results in induced crystal imperfections as demonstrated in the earlier
phases of this contract.
All photomasking operations utilize conventional techniques. Commer-
cially available KMER is used for all masking operations. It is applied,
cured, exposed and developed using well-known techniques. After etching,
the KMER is removed using hot sulfuric acid or hot trichloroethylene.
The trichloroethylene must be used in those operations where aluminum
metal is present on the wafer.
B. OXIDATION f
The first process step after epitaxial growth is the initial oxidation.
The purpose of this operation is to provide an Si02 layer thick enough
to mask against the subsequent emitter diffusion. The wafers are
oxidized for 40 minutes at 1100°C in an atmosphere of H2O(g) to produce
an S102 layer > 30001 thick.
10
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C. SANDBLASTING
The starting Si wafer diameter is 1.3". The purpose of the sandblasting
operation is to reduce the diameter to 0.94 " . This is done prior to
emitter photomasking to maintain the radial symmetry of the device
geometry. The initial 1.3" diameter was chosen to improve epitaxial
wafer uniformity, as it is well known that variations within epitaxial
layers are pronounced near the edge of a wafer due to variations in
reactant gas flows at the °wtafer-gas stream interface. After sandblasting
the Si surface at the perimeter is damaged, but the damage will later be
removed by Si etching. The sandblasting operation is done after oxida-
tion so that the S102 protects the Si surfaces from contamination.
D. EMITTER MASKING AND DIFFUSION
After sandblasting the wafers are ready for emitter photomasking to
define the emitter geometry on the wafer. Oxide is removed from those
areas where diffusion is desired. It is left on those areas where dif-
fusion is not desired.
The emitter diffusion is done at 1150 ° C in an atmosphere of B2H6(g),
02(g) and N2(g) . The time is determined by the thickness of the
epitaxial base region and the desired base width. The diborane system
was used instead of a boron tribromide system because of the desirability
of high surface concentration that is more readily attainable with diborane.
The problem with this boron diffusion is to obtain the high concentration
while avoiding the formation of an insoluble boron glass which would
prevent further masking steps. Diborane proved superior to tribromide in
this respect. The 6 x 10 19 atoms/cc concentration reported for this
study represents the maximum Co that could be obtained reproducibly with-
out the formation of an insoluble boron glass.
After the emitter diffusion, the wafers are oxidized at 1100 * C in an
atmosphere of H2O(g) and 02(g) . This serves to dilute the boron-doped
12
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oxide formed during emitter diffusion and facilitate the subsequent
contact photomasking operation. The oxidation step does riot appreciably
affect the base width (14^) which is determined by the 1150°C 112116 diffu-
sion.
P. GETTPRING
One method of improving the high current gain of epi base PNP transistors
is to i.ncreasr the lif.ctimv of holes in the base region since this; will
increase the base transport factor. The most successful method found
to improve the lifetime of the subject transistor was a P205 gettering
step after emitter diffusion. The gettering is done for 15 minutes at
950°C in a two-zone diffusion furnace with the P 205 source at 300°C.
After diffusion the P 205 source is removed and the wafers are removed
f rora the 950° zone over a 15-minute interval to approximate a slow cool.
It was discovered experimentally that the oxide grown during emitter
diffusion is not thick enough to be an effective mask against the P205
diffusion. Since a high temperature oxidation would affect the base
width a low temperature (650°C) oxide deposition from the reaction
SiH4(g) + 202(g) --••^ Si02(s) + 2H20(g)
was utilized to obtain the necessary thickness of SiO 2 . After SiO2
deposition the oxide is selectively removed from the collector surface.
After gettering all the oxide is removed and a new SiO2 layer is
deposited for the contact photomasking to protect the emitter base
junction and to insure alignment after Al evaporation. The collector
surface is given a brief Si etch to remove the N 1' layer formed during
gettering.
One method of measuring the effectiveness of the gettering is to
measure the lifetime before and after gettering. A diode recovery
13
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type evaluation indicated 1.5 microseconds before gettering and 3.2
microseconds after gettering. Actual device measurement indicated
improved gain and saturation performance.
F. METALLIZATION
After oxide deposition the wafers are ready for contact photomasking,
which serves to remove the oxide from the emitter and base contact
areas where ohmic contact will be made using Al. This is done prior
to molybdenum mounting, thereby eliminating the need to protect the
molybdenum from attack by the oxide etching solution.
Initially the wafers were soldered to the Mo using a Pb-Ag-Sb solder
in a vacuum RF system. Since the possibility of the Sb forming an
N-type junction exists later runs were made with a lower melting Al-B
solder.
Aluminum is evaporated using a conventional filament evaporator, except
that the wafers are heated to 500°C in vacuum prior to evaporation.
This io done to insure surface cleanliness. The evaporated layL.0 is
40,OOOA thick.
Inverse contact photomasking serves to define the emitter and base
contact areas after which wafers are heated to 570% for 1 min. to
alloy the Al to form ohmic contacts.
G. JUNCTION PREPARATION
	
i
It is necessary t .-o etch the collector-base junction to develop the
collector-base and the collector-emitter voltages. The etch is
necessary to remove the surface damage caused by the initial sandblast-
ing operation and to remove the unwanted P-type diffused region formed
during emitter diffusion. Essentially this operation consists of two
steps. The first step involves a gross removal of Si and serves to
14	 1
E
define the junction angle. This is either done by sandblasting or by
a beveling step where the Si is removed by a polishing wheel. The
second step is a junction etching. This is done in a spin etching
machine where a stream of Si etch solution is directed at the sand-
blasted or beveled C-B junction, while the fusion is rotating on a
spindle. The rotation keeps the Si etch solution from the metallized
surfaces of the device. After etching, the devices are immediately
rinsed with water within the spin etch machine.
After etching the transistor is ready for initial electrical evaluation.
Low current hFE) BVCBOI BVCEO; and BVEBO are tested. Units that pass
electrical evaluation are sent for junction coating. The exposed C-B
junction is coated with a silicone-alizarin mixture and cured 16 hours
at 240°C. This coating serves to passivate and to protect the collector
base junction.
H. ENCAPSULATION
The detaV s of the compression bonded encapsulation technique are dis-
cussed in detail in an earlier report (1) . Figure 4 shows a schematic
representation of an encapsulated device.
---------------
(1) Final Report, "Development of Multilayer Epitaxy for High
Reliability Transistors," July 1966 through March 1967,
Contract NAS8-18125, DCN 1-6-40-68627(lF).
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1. base
	 11. silver pedestal
2. silver foil
	
12. base contact
basic transistor
	 13. Teflon insulation
4. emitter contact
	
14.. base lead wire
5. emitter lead
	
15. mica insulation
6. flat washer
	
16. Belleville springs
7. flat washer
	
17. molecular sieve
B. retaining ring
	 18. base lead insulation
9. silver emitter lead
	
19. integral case
10. ceramic -metal seal
Figure 4. Components of 100-Amp Encapsulation
4. TESTING AND ELECTRICAL RESULTS
A. ELECTRICAL TESTING
A Dynatran, Model 2158, pulsed curve tracer is used for the measurement
of high current gain, VCE(sat)., and VBE(sat)• This equipment operates
on a 1% duty cycle with a triangular collector pulse of 150 microseconds.
The base supply is on for 300 microseconds with the collector pulse
centered within this time period.
ICEO; ICBO1 and IEBO are measured on a Tektronix, Model 575, curve
tracer. VCEO(sus) is measured on the circuit shown schematically in
Figure 5. This test set will sweep the transistor under test through
an inductive load line to obtain the sustaining characteristics of the
collector-emitter junction. In operation, a modest current is passed
through the transistor with an inductor in series with the collector.
The transistor is then turned off very rapidly and the inductor is dis-
charged through the collector-emitter circuit. The discharge of this
inductor will sweep the collector to a high voltage at approximately
constant collector current until breakdown of the collector-emitter
junction occurs in the sustaining mask. The sustaining characteristics
are determined by observing this load line on an oscilloscope and read-
ing the maximum voltage at the specified current.
The f t tester uses one-quarter wavelength transmission lines for isola-
tion of the power supplies and also for the short circuit load. When a
quarter wavelength of transmission line (cut to the selected frequency)
is shorted on one end with a capacitor, the other end approaches an
infinite input impedance. This high impedance end is connected to the
transistor and the collector and base bias supplies are isolated from
the RF. A quarter wavelength transmission line is connected to the
collector-emitter terminals with a high impedance RF voltmeter connected
17
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Figune 5. ScheM«vzic - Sustaining Voltage Tester
18
„	 ^, _777 7
to the other end of this transmission Line. Since a quarter wavelength
transmission line acts as an impe&,nce transformer., the collector-
emitter is essentially shcrt-circuited to RF current. :n input RI?
voltage is applied to the base and the base RF current is measured. The
output RF current, using transmission line theory, is iout ` Fout/Lo
where Bout is the P.F output current and Zo is the characteristic impedance
of the transmission line. Therefore, h FE = io/iin where io = output RF'
current and iin = input RF current. The gain-bandwidth product f t =
f=requency of measurement multiplied by hFE when the frequency of measure-
ments is on the 6 db/octave slope.
A special switching time circuit has been designed and constructed. It
is; shown schematically in Figure 6 .
B. ELECTRICAL RESULTS
During the course of this study, transistors with various physical
parameters were fabricated and evaluated. Table 2 summarizes the elec-
trical and physical parameters of three tzanaistors that were used for
evaluation of progress Table 2 shows the physical parameters of the
five final samples. Table 3a shows the voltage characteristics; Table
3b, the gain and saturation behavior and Table 3e, the dynamics character-
istics.
C. DISCUSSION
The purpose of this study was to develop a 100-ampere, 150-volt (sus-
taining), fast switching epitaxial base PNP'power transistor with a gain
of 15 and a VCE(sat) of l volt at IC = 100 amperes. Early efforts
showed that the WB would have to be greater than the ---, 2.5 microns used
in the previous study to fabricate the 150-volt, 30-ampere PNP` transistors.
Initial results demonstrated that a 4 to 5 micron.WB waild be needed' to
19
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Figure 6. Schematic - Switching Time Tester
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Table 2
PHYSICAL PARAMETERS, FINAL SAMPLES
P- N Emitter
Crystal
	 X•
a
p	 X• p	 X• p	 p	 X•	 WB
Run No.	 No,	 µ ohm-cm	 µi ohm-cm	 µt ohm-cm
	
atom/cc
	 µt	 µ
I
C-995 611184 23 7.3 5.6	 1
C-1006 611184 22 22 4.9	 1
C-1004 611184 25 >100 5.2	 1
.3 .01 5x1019 2.1 4.5
.3 .01 5x1019 2.1 4.2
,3 .01 5x1019 2.7 4.8
i1
Table 3a
ELECTRICAL EVALUATION, FINAL SAMPLES
100-AMPERE PNP TRANSISTORS
Parameter	 VCBO	 ICBO	 VCEO	 ICEO	 VEBO	 IEBO	 vCLI ► (sus)
IC = 200mA
Units
	 volts	 mA	 volts	 mA	 volts
	 ma	 volts
Unit No,
C-1004C-1 50 1 50 1 4 80 185
C-1004C-3 50 5 50 8 4 50 230
C.-995B-1 50 8 50 12 4 25 85
C-995B-1A 50 25 50 120 4 10 70
C-1006-2 50 11 50 11 4 3 165
Table 3b
Test Conditions IC =	 1 10 20 40 60 80 100	 Amperes
(V CElOV)
Parameter.
i
hFE -FE hFE -FE -FE bFE hFE
E
Unit No.
C-1004C-1 20 30 25 20 18 12 10
C-1004C-3
C
30 40 38 31 24 20 16
C-995B-1 35 40 37 28 25 24 20
r
C-995B-1A 40 71 69 64 54 47 43
I
C-1006-2 63 71 67 50 43 31 22
CC,
l
'"71
Table 3b(cont'd.)
Test Condttions IC =	 1	 20	 40	 60	 80	 100 Amperes
-------- --------	 -------- -------- -------- -------------
Parameter	 VCE VBE VCE VBE VCE VBE VCE VBE vCE VBE VCE vBE(sat)
Units	 V	 V	 V	 V	 V	 V	 V	 V	 V	 V	 V	 V
Un
.^s.
C-10040-1 .05 .7 .7 1.4
C-1004C-3 .05 .76 .9 1.7
C-995B-1 .02 .56 .12 .8
C-995E-1A .01 .58 .15 .98
C-1006-2 .05 .68 .25 1.0
1.4 2.2 2.2 2.7 3.5 4.0 4.5 5.0
2.0 2.4 1.9 3.4 3.5 4.2 4.0 4.6
	
.4 1.0	 .6 1.3 1.0 1.6 1.2 4.9
	
.2 1.0	 .5 1.4	 .8 1.7 1.0 2.0
.7 1.4 1.0 1.8 1.7 2.2 2.4 2.6
24
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Table 3c
Frequency Response	 Saturated Switching
Test Conditions	 VCC 30V; IC = 20A; I  = 4A	 VCC = lOV; IC = 2A
Parameter	 tr	 is	 tr	 ft
Units	 µs	 µs	 µs	 MHz
Uni t No.
C-1004C-1 .41 .65 .1', 8.0
C-1004G-1 .40 .64 .18 9.5
C-995B-1
.37 .80 .36 9.8
C-995B-1A .37 .88 .6 8.5
C-1006-2 .42 .82 .38 12.0
25
R111 '10011 W	
.,	 00-0011, _
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t
produce 150-volt, 100-ampere transistors. The dependence of VCEO(sus)
on device area, for a given base width, is usually attributed to varia-
tions in epitaxial growth and diffusion and to the crystal defects that
influence these variations. Efforts were concentrated on relatively
wide base widths to insure acceptable voltages while investigating
H
techniques to improve gain and saturation performance.
The most effective method of increasing lifetime was a P 205 gettering
operation after the emitter diffusion, as previously discussed.
The final samples are from three different epitaxial runs. Their
physical parameters are similar except for the collector resistivity.
C-995B-1 and B-1A have the lowest collector resistivity, the lowest
VCEO(sus) and VCE(sat) and the highest hFE . C-1004C-1 and -3 have the	 _.
highest VCEO(sus) and VCE(sat) and the lowest hFE . C-1006-2 falls
between the others in gain, saturation and sustaining voltages.
Even though the base width is wider than the value for the previous
30-ampere study, the saturated switching times and frequency response
are good for such a large area device. Since it is known that secondary
breakdown protection generally increases with increasing WB, it is
expected that these transistors are stronger than devices with a 2.5
micron WB.
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5. CONCLUSIONS AND RECOMMENDATIONS
None of the five final samples meet all of the design objective speci-
fications. C-995B-1 meets the gain and saturation specifications but
not VCEO(sus)- C-1006-2 exceeds the VCEO(sus) and hFE requirements but
not those for VCE(sat) or VBE(sat)- C-1004C-1 exceeds the VCEO(sus)
specifications but not those for gain or saturation. However the results
reported demonstrate an advance in the state-of-the-art for fast switch-
ing, Si PNP power transistors. A single chip PNP transistor, large
enough to handle 100 amperes and having sustaining voltages above 200V
represents an advance in the state-of-the-art. This was made possible
by the inherent advantage of the epitaxial base technique over other
fast switching transistor processes which generally involve a base dif-
fusion.
Improvements in the gain and saturation performance of a 15OV(sus)'.,
100A PNP transistor will come from improvements in processing. Tech-
niques to further improve crystal lifetime would result in improved
device characteristics.
Although the relation of physical parameters to electrical character-
istics has been determined, the affect of crystal or process induced
defects has not been investigated.
Improved physical parameters resulting from more nearly perfect crystal
and/or fewer process induced defects should permit narrower base widths
to improve gain and saturation performance while retaining the desired
voltage.
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